2001
DOI: 10.1109/4.918912
|View full text |Cite
|
Sign up to set email alerts
|

1.6 Gb/s/pin 4-PAM signaling and circuits for a multidrop bus

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
24
0

Year Published

2005
2005
2017
2017

Publication Types

Select...
5
3

Relationship

0
8

Authors

Journals

citations
Cited by 43 publications
(24 citation statements)
references
References 6 publications
0
24
0
Order By: Relevance
“…With a random sequence of 2 11 − 1, the BER was smaller than 10 −12 . Table I summarizes the performance of the proposed PWAM transceiver with several comparable PAM [2], [3] and PWM [9] over the past few years.…”
Section: Resultsmentioning
confidence: 99%
“…With a random sequence of 2 11 − 1, the BER was smaller than 10 −12 . Table I summarizes the performance of the proposed PWAM transceiver with several comparable PAM [2], [3] and PWM [9] over the past few years.…”
Section: Resultsmentioning
confidence: 99%
“…Instead of refining the sampling clock and precisely positioning its edge, widening the sampling widow can be viewed as a much easier option. To expand the timing window of BPM inductive links, we adopted the integrating receiver structure [8,9] shown in Fig. 2.…”
Section: Proposed Transceiver For Bpm Inductive Linksmentioning
confidence: 99%
“…Both a transmitter structure that can improve the quality of the transmitted signal and a receiver circuit that dramatically widens the data sampling time window are then proposed. Especially, we first recognize the effectiveness of the integrating receiver [8,9] in the BPM inductive link and successfully demonstrate its superior performance. Circuit details are discussed along with the simulation results in Section III, while the measurement results are given in Section IV.…”
Section: Introductionmentioning
confidence: 99%
“…Once the signals are corrupted, catastrophic system failures may occur. To increase electronic systems potential, advanced package technology such as flip-chip ball grid array (BGA), multichip-module (MCM) configurations are often used to reduce package parasitics and there also has been a great deal of interest in the use of multiple level signaling [3,7], equalization techniques [5,6] to overcome bandwidth limitations of interconnections. Robust system should also independent of process, voltage, and temperature (PVT) variation.…”
Section: Introductionmentioning
confidence: 99%