Universal Asynchronous Receiver Transmitter (UART) is widely used in the communication between main devices and peripheral devices with high reliability and simplicity. It can support serial data transmission by a single Tx line and Rx line with prescribed data length and baud rate. This paper proposes a configurable design of UART module based on Verilog HDL. This design features compatibility with multiple UART regulations. The information of configuration is stored in a register using serial transmission and read by other modules. The baud rate, data length, and validation of the verification bit are configurable to fit various UART standards. The functions and simulation results are explained, and the simulation implemented on Modelsim supports the proposal.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.