This paper focuses on the low VCO sensitivity gain design, and modelling of a low phase noise 2.4GHz PLL frequency synthesizer. Tuning switch array is used in the LC tank to achieve low YCO gain and wide tuning rang simultaneously. The digital switch effects to phase noise have been analyzed in this paper. Moreover, a new method is provided for modelling and predicting phase noise of the frequency synthesizer. It overcomes the overall PLL noise analysis problem caused by large divider ratios. Simulation results show the synthesizer overall phase noise is -123.6dBc/Hz at IMHz frequency offset . The PLL frequency synthesizer has been implemented in a standard O.18um CMOS technology.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.