Timing data collection through memory compiler characterization is an integral part of memory compiler development. Simulations are run on an exhaustive instances list to cover the whole compiler range. Full characterization taxes resources immensely, both in terms of time and disk space. This paper focusses on on-the-fly donut creation methodology for the target memory compiler instance. In donut creation flow, nontiming critical bitcells are removed from the bitcell array while timing-critical bitcells are preserved. For an 80kB memory instance with close to 5 million transistors, RC extraction was not feasible using normal simulation machines. Comprehensive analysis, which earlier was impractical due to the difficulty of extracting the biggest (80kB) instance, was completed with the help of donut generation. Using on-the-fly donut formation flow, RC extracted netlist was reduced by 75% and accuracy of timing simulations increased within 2%
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.
customersupport@researchsolutions.com
10624 S. Eastern Ave., Ste. A-614
Henderson, NV 89052, USA
Copyright © 2024 scite LLC. All rights reserved.
Made with 💙 for researchers
Part of the Research Solutions Family.