Bus structure is one of the important issues within the present day system-on-chip design paradigm. Speed and power consumption characteristics of a bus-based device are highly dependent on the bus organization. We propose a segmented bus architecture which shows potential for improving both speed and power relatedfigures of a bus-based system. From a globally asynchronous locally synchronous systems perspective, self-timed logic seems oppropriate for interconnecting sub-systems operating at different speeds. Hence, inter-module control follows self-timed design rules, whereas modules themselves can be synchronous entities.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.