<p>Multiplication necessitates more hardware resources and processing time. In a scalable method of approximate multiplier, the truncated rounding technique is added to reduce the number of logic gates in partial products with the help of leading one-bit architecture. Truncation and Rounding based Scalable Approximate Multiplier (TOSAM) has few modes of error measurement based upon height (h) and truncated (t) named as (h,t). These multipliers are named as TOSAM(0,2), TOSAM(0,3), TOSAM(1,5), TOSAM(2,6), TOSAM(3,7), TOSAM(4,8), and TOSAM(5,9). Multiplication provides a substantial impact on metrics like power dissipation, speed, size and power consumption. A modified approximate absolute unit is proposed to enhance the performance of the existing approximate multiplier. The existing 16-bit (3,7) error measurement multiplier shows an error measurement value of 0.4 %. The proposed 16-bit multiplier for the same error measurement possesses the error measured value is of 0.01%, mean relative error measured value of 0.3 %, mean absolute relative error measured value of 1.05, normalized error distance measured value of 0.0027, variance of absolute error measured value of 0.52, delay of 1.87 ns, power of 0.23 mW, energy of 0.4 pJ. The proposed multiplier can be applied in image processing. The work is designed in Verilog HDL and simulated in Modelsim, Synthesized in Vivado.</p>
<p class="Abstract"><span lang="EN-US">In order to improve the density on a chip, the scaling of CMOS-based devices begins to shrink in accordance with Moore's laws. This scale affects the execution of the CMOS device due to specific limitations, such as energy dissipation and component alignment. Quantum-dot cellular automata (QCA) have been replaced to overcome the inadequacies of CMOS technology. Data loss is a major risk in irreversible digital logic computing. As a result, the market for nano-scale digital operations is expanding, reducing heat dissipation. Reversible logic structures are a strong competitor in the creation of efficient digital systems. A reversing logic gate is an important part of reversible circuit design. The QCA design of basic reversible logic gates is discussed in this study. These gates are built using a new QCA design with XOR gates with two and three inputs. QCADesigner tests simulation performance by simulating the specified reversible logic gate layouts<span>. </span>The measurement and optimization of design techniques at all stages is required to reduce power, area, and enhance speed. The work describes experimental and analytic approaches for measuring design metrics of reversible logic gates using QCA, such as ancilla input, garbage output, quantum cost, cell count, and area, while accounting for the effects of energy dissipation and circuit complexity. The parameters of reversible gates with modified structures are measured and then compared with the existing designs. The designed F2G, FRG, FG, RUG and UPPG reversible logic gates using QCA technology shows an improvement of 42 %, 23 %, 50 %, 39 % and 68 % in terms of cell count and 31 %, 20 %, 33 %, 20 % and 72 % in terms of area with respect to the best existing designs. The findings illustrate that the proposed architectures outperform previous designs in terms of complexity, size, and clock latency.</span></p>
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.
hi@scite.ai
10624 S. Eastern Ave., Ste. A-614
Henderson, NV 89052, USA
Copyright © 2024 scite LLC. All rights reserved.
Made with 💙 for researchers
Part of the Research Solutions Family.