We have investigated the reduction of the process temperature for the Si surface flattening process by annealing in Ar/H2 ambient and its application to Si-on-insulator (SOI) metal-insulator-semiconductor field-effect transistors (MISFETs) with bilayer HfN high-k gate insulator. The surface rms roughness of 0.057 nm was realized for the p-Si(100) substrates by the annealing at 925 °C/10 min in Ar/1.0%H2 ambient. Although slip-line defects were observed in the isolated SOI region after the optimized flattening process, the device characteristics of the fabricated SOI-MISFETs with HfN1.3/HfN1.1/Si(100) bilayer gate insulator were found to have been improved by the surface flattening utilizing Ar/1.0%H2 annealing.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.