The De-blocking filter is used in H.264 video codec for improving the quality of video. The De-blocking filter helps in removing the artifacts which are generated due to block based transform. In this research work, the Modified Filter Order (MFO)-Carry Select Adder (CSLA) based De-Blocking Filter (DBF) is introduced to improve the video quality, which is named as MFO-CSLA-DBF architecture. Conventional H.264 standard DBF requires more area due to a separate storage block of the horizontal and vertical data. To solve this problem, this paper implemented modified filter order architecture to reduce the memory and area for storing filter block data. The complexity of the boundary block has reduced by minimizing the boundary strength values. Furthermore, the CSLA design used for the data merging process in the DBF architecture instead of normal adder designs that also occupies less area in the MFO. The MFO-CSLA-DBF architecture improved the quality of the video by increasing Peak-to-Noise Ratio (PSNR), Structure similarity Index Matrix (SSIM) for different resolutions such as Quarter Common Intermediate Format (QCIF-176×144) and Common Intermediate Format (CIF-352×288). This MFO-CSLA-DBF architecture was implemented in the Xilinx tool by using the Verilog code for the Virtex-6 FPGA device. In this research work experimental results showed that MFO_CSLA_DBF architecture has reduced hardware utilization of FPGA for DBF from 2-3 % compared to the traditional DBF technique.
Abstract-This paper proposes an innovative deblocking filter for H.264 decoder. Base line profile of H.264 is taken into consideration. Improved deblocking filter uses a modified filtering order for vertical and horizontal processing. The proposed order of filtering reduces the LUT and slice registers of fpga architecture. It also reduces the power consumption .peak signal to noise ratio and structure similarity index matrix it taken has for the measurement of quality for picture frames, the coding is done in verilog hdl. Quarter common intermediate format i.e. 176*144 resolution picture frames are used for the processing.Virtex6 series of Xilinx FPGA is the target device. The simulation results show that look up tables, power consumption and slice registers are reduced which results in improved deblocking filter design. Same deblocking filter can be used in encoder also.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.
hi@scite.ai
10624 S. Eastern Ave., Ste. A-614
Henderson, NV 89052, USA
Copyright © 2024 scite LLC. All rights reserved.
Made with 💙 for researchers
Part of the Research Solutions Family.