No abstract

No abstract

No abstract

Macro-scale, hemispherical-shaped resonating gyroscopes are used in high-precision motion and navigation applications. In these gyroscopes, a 3D wine-glass, hemispherical-shaped resonating structure is used as the main sensing element. Motivated by the success of macroscale hemispherical shape gyroscopes, many microscale hemispherical-shaped resonators have been produced due to the rapid advancement in semiconductor-based microfabrication technologies. The dynamic performance of hemispherical resonators depends on the degree of symmetry, uniformity of thickness, and surface smoothness, which, in turn, depend on the type of materials and fabrication methods. The main aim of this review paper is to summarize the materials, characterization and fabrication methods reported in the literature for the fabrication of microscale hemispherical resonator gyroscopes (µHRGs). The theory behind the development of HRGs is described and advancements in the fabrication of microscale HRGs through various semiconductor-based fabrication techniques are outlined. The integration of electrodes with the hemispherical structure for electrical transduction using other materials and fabrication methods is also presented. A comparison of different materials and methods of fabrication from the point of view of device characteristics and dynamic performance is discussed. This review can help researchers in their future research and engineers to select the materials and methods for µHRG development.

No abstract

Abstract-Recently memristor-based applications and circuits are receiving an increased attention. Furthermore, memristors are also applied in logic circuit design. Material implication logic is one of the main areas with memristors. In this paper an optimized memristor-based full adder design by material implication logic is presented. This design needs 27 memristors and less area in comparison with typical CMOS-based 8-bit full adders. Also the presented full adder needs only 184 computational steps which enhance former full adder design speed by 20 percent.

No abstract

No abstract