The performance of computers is mainly determined by their speed of operation which is governed by the Processor and Memory. In order to improve the speed of a computer, both the Processor and main Memory design must be improved. Hence, this research work is aimed at increasing the main memory speed of a computer by redesigning the components that make up the computer main memory. The design of basic memory devices, using the different Memory Elements developed from practical experimentation, analytical and numerical frameworks, was done. Analysis of each design was established using Propagation Route Framework in order to determine which of them gave higher computer speed. It was observed that the number of transitions required to complete a propagation route in the proposed SET/RESET memory element tagged SRALT shows an operational maximum number of fourteen ( 14) transistors as against sixteen (16) transistors of the conventional SET/RESET memory element tagged SRCONV. Likewise, the SRALT maximum data route delay passes through (3) gates as against SRCONV that has its maximum data route delay passing through (4) gates. Thus the delay was drastically reduced, thereby increasing the speed of the computer processing when compared with the conventional (SRCONV), commercially available RAMs.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.
hi@scite.ai
10624 S. Eastern Ave., Ste. A-614
Henderson, NV 89052, USA
Copyright © 2024 scite LLC. All rights reserved.
Made with 💙 for researchers
Part of the Research Solutions Family.