The Stream Memory Controller (SMC) is an experimental memory interface which allows hardware-assisted memory access reordering for vector computations in order to maximize the efficiency of the system memory bus. This paper describes the design and test strategies for the SMC Processor Bus Interface (PBI) and fifo logic ASIC. This IC is designed as part of a daughter card attachment to a 4OMhz Intel 1 6 0 system. The entire integrated circuit design was completed in a top-down design environment using VHDL for synthesis and a target process of 0.75pm. The design includes SRAM elements, combinatorial logic, and state machine components. This ASIC is the first in a series of ICs intended as a proof-of-concept of the SMC based system.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.
hi@scite.ai
10624 S. Eastern Ave., Ste. A-614
Henderson, NV 89052, USA
Copyright © 2024 scite LLC. All rights reserved.
Made with 💙 for researchers
Part of the Research Solutions Family.