This paper presents a low power D-latch designed using two low power tri-state MCML buffers. The proposed Dlatch consumes less power as it makes use of low power tri-state buffers which promotes power saving due to reduction in the overall current flow in the circuit during the high impedance state. The proposed low power D-latch is simulated in PSPICE using 0.18μm TSMC CMOS technology parameters. The power consumption of the proposed D-latch is compared with the Dlatch designed using switched based MCML tri-state buffers which indicate that the proposed low power D-latch is power efficient. The simulation result also proves that the low power Dlatch consumes 50% less efficient than the other D-latch.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.