Research on the toxicity of carbon nanotubes has focused on human health risks, and little is known about their impact on natural ecosystems. The ciliated protozoan Tetrahymena thermophila has been widely studied by ecotoxicologists because of its role in the regulation of microbial populations through the ingestion and digestion of bacteria, and because it is an important organism in wastewater treatment and an indicator of sewage effluent quality. Here we show that single-walled carbon nanotubes are internalized by T. thermophila, possibly allowing the nanotubes to move up the food chain. The internalization also causes the protozoa to aggregate, which impedes their ability to ingest and digest their prey bacteria species, although it might also be possible to use nanotubes to improve the efficiency of wastewater treatment.
The ingestion and digestion of Escherichia coli by the ciliated protozoan, Tetrahymena thermophila, was investigated after an initial exposure to either water-soluble single-walled carbon nanotubes (SWNT) or to carbon black (CB). Both SWNT and CB were internalised and visible in food vacuoles of ciliates. When presented with E. coli expressing green-fluorescent protein (GFP), these ciliates internalised bacteria as well. However, ciliates that had first internalised SWNT but not CB subsequently externalised or egested vesicle-like structures with fluorescent bacteria inside. These egested bacteria were viable and less susceptible than planktonic E. coli to killing either by the antibiotic, chloramphenicol or the disinfectant, glutaraldehyde. These results suggest that SWNT can alter the intracellular trafficking of vesicles within ciliates, leading to bacterial prey being packaged externally and protected for a time from environmental killing, which could have implications for sewage treatment and for public health.
CMOS technology is scaling down to meet the performance, production cost, and power requirements of the microelectronics industry. The increase in the transistor leakage current is one of the most important negative side effects of technology scaling. Leakage affects not only the standby and active power consumption, but also the circuit reliability, since it is strongly correlated to the process variations. Leakage current influences circuit performance differently depending on: operating conditions (e.g., standby, active, burn in test), circuit family (e.g., logic or memory), and environmental conditions (e.g., temperature, supply voltage). Until the introduction of high-K gate dielectrics in the lower nanometer technology nodes, gate leakage will remain the dominant leakage component after subthreshold leakage.[1] Since the way designers control subthreshold and gate leakage can change from one technology to another, it is crucial for them to be aware of the impact of the total leakage on the operation of circuits and the techniques that mitigate it.Consequently, techniques that reduce total leakage in circuits operating in the active mode at different temperature conditions are examined. Also, the implications of technology scaling on the choice of techniques to mitigate total leakage are investigated. This work resulted in guidelines for the design of low-leakage circuits in nanometer technologies. Logic gates in the 65nm, 45nm, and 32nm nodes are simulated and analyzed. The techniques that are adopted for comparison in this work affect both gate and subthreshold leakage, namely, stack forcing, pin reordering, reverse body biasing, and high threshold voltage transistors. Aside from leakage, our analysis also highlights the impact of these techniques on the circuit's performance and noise margins.The reverse body biasing scheme tends to be less effective as the technology scales since this scheme increases the band to band tunneling current. Employing high threshold voltage transistors seems to be one of the most effective techniques for reducing leakage with minor performance degradation. Pin reordering and natural stacks are techniques that do not affect the performance of the device, yet they reduce leakage. However, it is demonstrated that they are not as effective in all types of logic since the input values might switch only between the highly leaky states.Therefore, depending on the design requirements of the circuit, a combination, or hybrid iii of techniques which can result in better performance and leakage savings, is chosen. Power sensitive technology mapping tools can use the guidelines found as a result of the research in the low power design flow to meet the required maximum leakage current in a circuit. These guidelines are presented in general terms so that they can be adopted for any application and process technology. iv AcknowledgementsThis research project would not have been possible without the support of many people.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.
hi@scite.ai
10624 S. Eastern Ave., Ste. A-614
Henderson, NV 89052, USA
Copyright © 2024 scite LLC. All rights reserved.
Made with 💙 for researchers
Part of the Research Solutions Family.