Adders are the fundamental building blocks for any digital processors in VLSI design. The propagation delay should be low for high level applications and thus the speed is depends on the propagation delay of the full adders. Hence, the efficient design of the full adder is one of the major concerns in fulfilling the requirements of latest applications. As there is lot of research is carrying on full adder designs, still there is a scope of improvement. This paper aimed at design of high performance Carry Save Adder (CSA) using a modified 1-bit full adder. Initially, the basic building block i.e., a full adder is discussed using existing and proposed Modified Gate Diffusion Input (Modified GDI) techniques. Later, by using this proposed adder the CSA have been designed and compared its performance with respect to speed, Power dissipation and area. All the proposed designs are designed in mentor graphics tools at 90nm technology.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.