Model of system that detects common designer errors at the design entry stage. System is based on programmable rules and can be used in pair with any modern HDL compiler.
The number of independent clock domains found on the typical today's device is continuously growing. According to the latest industry research, the average number of clock domains on a single device is >15-20 and it becomes higher and higher from day to day. The CDC-related design flaws are also growing exponentially, appearing to be very dangerous as the roots of intermittent chip failures (can be found only in the silicon). Static CDC verification is considered as one of the first de-facto steps in today's SoC design methodology; only static techniques can work as soon as the RTL starts taking shape [1]. This paper discusses early detection of potentially missing synchronizers on clock domain crossing paths, using structural static analysis.
This paper offers procedures for logic net synthesis. Also logic net design flow, oriented to hardware implementation, is considered. Hardware efficiency of logic net implementation, in comparison to software one, is shown.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.