In this paper, we have implemented power gating in FinFET based Adiabatic circuits. Power gating is a low power design technique used in circuits having standby/sleep mode. Again adiabatic logic has very low switching power dissipation than compared to CMOS logic, also when FinFET devices are used in place of MOSFET then power dissipation can be further reduced. So we have used the combination of all these techniques to design low power digital circuits. For validating our idea we designed two power gated adiabatic circuits, first one is IPFAL Inverter and the second one is IPFAL 2:1 Multiplexer using PTM 45nm technology node for bulk MOSFET as well as FinFET.
The paper presents a computational method to predict the cyclic life of gears subjected to single tooth bending fatigue, using VEXTEC’s VPS-MICRO® software. The project was a collaborative effort between Eaton - Vehicle Group and VEXTEC Corporation to replicate physical testing virtually, more specifically to virtually determine bending fatigue curves of gears made from different steels.
VPS-MICRO is based on VEXTEC’s patented Virtual Life Management® (VLM®) technology which includes computational microstructural damage models to simulate the fatigue performance and calculate the lifetime of various product configurations. The framework probabilistically estimates the fatigue behavior of a range of Eaton gears and other products.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.