This paper addresses design strategies and tradeoffs of a series of newly developed interleaving switched-capacitor power converters. In such a design, a converter consists of multiple sub-cells in the power stage, and is regulated with interleaving power flow control. By splitting the power flow in a time-sequenced manner, the converter maintains a continuous power delivery flow to the output V OUT , with significant reductions on the in-rush input current and the output voltage ripples. System modeling and optimization focusing on power efficiency and z-domain closed-loop gain enhancement are discussed. An experimental prototype was successfully fabricated with a standard 0.35-lm digital CMOS N-well process. The entire die area, including fully integrated pads and power devices, is 3.84 mm 2 . Measurement results show that, with a supply voltage of 1.5 V and a load of 250 mA, the output of the converter is well regulated at 2.5 V with 16-mV ripple. The maximum efficiency of 82.3% is achieved at the output power of 625 mW.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.