1 Time to market becomes a critical constraint in the context of increase in size and complexity of embedded system design. The paper presents a methodology for the interface of any custom hardware with the system designed around a soft core processor through general purpose input and output (GPIO). The custom hardware under consideration is 'Advanced Encryption Standard Algorithm (AES). An 'AES,' is a standard encryption algorithm used in many security networks for transmission of data. The algorithm is written in 'VHDL,' and is interfaced with the processor by custom peripherals. The 'NIOS II' soft core processor is used to ensure the flexibility and ease of custom hardware interface. The system is designed using 'SOPC' builder tool in 'ALTERA'. An 'AES,' is interfaced with the system using 'GPIO' and the control part is implemented in software in 'NIOS II' integrated development environment (IDE). The implementation is done on 'Cyclone II FPGA' kit. In the present investigation, based on performance results it is verified that the implementation of 'AES' as a 'custom hardware,' facilitates the considerable reduction in thermal power dissipation in comparison with implementation in hardware. However, in comparison with implementation in software, 'AES' as a 'custom hardware,' accelerates the system.
Nowadays many powerful public domain IP cores are available for complicated component like 32 bit processor i.e. LEON3. It needs considerable expertise and pain taking experimentation to implement a hardware/software co-design project. This paper presents step-by-step description for AES algorithm implementation on LEON3 processor. This will prove to be valuable to researchers working in this area and save their valuable time.The concept of GPIO (General Purpose I/O Port) is introduced; through which any custom hardware i.e. own designed hardware or IP core can be interfaced with the open source processor. AES encryption algorithm is selected as an IP core to be interfaced with LEON3 processor. AES is implemented in VHDL, while the control of the algorithm is in software. AES algorithm partitioned in hardware and software. The complete algorithm in hardware and control of algorithm in software. The part of algorithm in hardware is interfaced with the system designed using processor as a custom hardware and performance parameters studied. AES implemented using Codesign approach. AES is the latest encryption standard used to protect confidential information like financial data for government and commercial use. The LEON3 is a synthesizable VHDL model of a 32-bit processor available under the GNU GPL license. The design is implemented on Cyclone II FPGA from Altera Corporation.
KeywordsAdvanced Encryption Standard (AES), LEON3 Processor, GPIO (General Purpose I/O Port), Cyclone II FPGA.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.