Networks on chip (NoCs) are an essential component
of systems on chip (SoCs) and much research is devoted
to deadlock avoidance in NoCs. Prior work focuses on the router
network while protocol interactions between NoC and intellectual
property (IP) modules are not considered. These interactions
introduce message dependencies that affect deadlock properties
of the SoC as a whole. Even when NoC and IP dependency
graphs are cycle-free in isolation, put together they may still
create cycles. Traditionally, SoCs rely solely on request-response protocols.
However, emerging SoCs adopt higher-level protocols for cache
coherency, slave locking, and peer-to-peer streaming, thereby
increasing the complexity in the interaction between the NoC
and the IPs. In this paper, we analyze message-dependent deadlock, arising
due to protocol interactions between the NoC and the IP
modules. We compare the possible solutions and show that
deadlock avoidance, in the presence of higher-level protocols,
poses a serious challenge for many current NoC architectures.
We evaluate the solutions qualitatively, and for a number of
designs we quantify the area cost for the two most economical
solutions, strict ordering and end-to-end flow control. We show
that the latter, which avoids deadlock for all protocols, adds an
area and power cost of 4% and 6%, respectively, of a typical Æthereal NoC instance.
Enabling application-level performance guarantees in network-based systems on chip by applying dataflow analysis. IET Computers and Digital Techniques, 3(5), 398-412.
One of the key steps in Network-on-Chip-based design is spatial mapping of cores
and routing of the communication between those cores. Known solutions to the mapping and
routing problems first map cores onto a topology and then route communication, using separate
and possibly conflicting objective functions. In this paper, we present a unified single-objective
algorithm, called Unified MApping, Routing, and Slot allocation (UMARS+). As the main
contribution, we show how to couple path selection, mapping of cores, and
channel time-slot allocation to minimize the network required to meet the constraints of
the application. The time-complexity of UMARS+ is low and experimental results indicate
a run-time only 20% higher than that of path selection alone. We apply the algorithm to an MPEG
decoder System-on-Chip, reducing area by 33%, power dissipation by 35%, and worst-case latency by a factor four over a traditional waterfall approach.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.