The rapid growing impact of light weight applications (RFID tags, smartcards, sensor nodes and FGPAs) makes security a major concern in communication systems. Light weight cryptographic algorithm or ciphers can provide security and confidentiality of data or messages transmitted. In this paper, we proposed low area VLSI implementation of extended tiny encryption algorithm using Lorenz chaotic system (XTEA-LCS method) to improve the efficiency of encryption and decryption process. The key is the major concern of the encryption and decryption process. So in this research random numbers generated using LCS was used for key purpose, which efficiently reduced area and execution time of XTEA-LCS method and improved the system security. The XTEA-LCS method has been implemented in the Xilinx tool using Verilog code on different Virtex devices such as Virtex6, Low Power Virtex-6 (LP Virtex-6), and Virtex-7. In the field programmable gate array (FPGA) implementation, the number of look up tables (LUTs), slices and flip flops reduced and the frequency increased compared to the existing methods: QTL algorithm, DROM-CSLA-QTL and XTEA. The XTEA-LCS methodology improves the FPGA performances by reducing LUTs by 82.96% and slices by 74.28% than conventional XTEA method.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.