The objective of this paper is to demonstrate a fully digital controller for interleaving DC/DC converter. In this paper, a new adaptive control method is proposed to improve the dynamic performance in rapid load current slew rate requirement. This control architecture is according to PID controller with Gain Scheduling architecture and based on pole-zero cancellation method to build the parameters of PID to optimize in transient response. The proposed digital controller is tested on a 12-V input with 1.
2-V, 30-A buck converter by FPGA-based and the simulation and experimental results are presented.Index Terms --digital control, proportional-integral-derivative (PID), gain scheduling control, pole-zero cancellation, dc/dc converter, voltage regulator (VR).
PEDS2009
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.