This paper presents a fully integrated vector-sum phase shifter with a 6-bit digital control in 0.18 um CMOS technology. The proposed architecture of the phase shifter control circuit provides the RMS phase error below 1.5 degrees due to the novel amplifier gain control circuit.The measured maximum gain is -5 dB and input 1 dB compression point is up to 4 dBm. The RMS phase error is less than 4.5 degrees in 2.2-3.2 GHz band with the possibility to reduce below 1.5 degrees. The input and output return losses are better than -7 dB and -12 dB in the entire frequency range. The total power consumption is 94 mW. The core chip size is 6.04 sq. mm. To the best of the authors' knowledge, the designed circuit is the first S-band 6-bit vector-sum phase shifter with all digital 360 degrees phase-control range fully integrated in CMOS technology.
This paper reviews efficient amplification techniques, such as a load modulation, an envelope tracking (ET), an envelope elimination and restoration (EER), an outphasing and a digital modulation for signals with high peak to-average power ratio (PAPR). Implementations of these techniques in the state-of-art CMOS power amplifiers are compared.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.