Polysilicon-Oxide-Diffusion (POD) capacitor is built on CMOS-based technology by special POD implant below gate oxide. Since the device construction is similar to gate oxide test structure, the standard breakdown voltage measurement is applied to POD as a dielectric integrity qualification. This paper presents an investigation of low oxide breakdown voltage on POD capacitor. The dielectric was 7nm thermal oxide, which was grown simultaneously for MOS transistor as gate oxide. The V-Ramp measurement showed bimodal distribution of Vbd with one circular patch having <7V instead of the target Vbd (10V). The size of the patch depends on the POD capacitor area. This behavior was not observed on gate oxide of MOS transistor and 22.5nm POD capacitor. Process partition check, including wafer orientation and wafer slot arrangement was conducted. The patch signature has been identified closely related to the cleaning step before POD gate oxidation. Further process improvement on resist removal has successfully eliminated the patch signature giving much more process margin for subsequent cleaning steps.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.