A component-based approach to the specification and implementation of complex digital systems on fieldprogrammable gate arrays (FPGAs) has been developed, with the behavior and composition of the components specified by Petri nets (PNs). Yet modeling behavior in the case of error becomes intricate if only PNs are used. In this case, the designer often has to address every possible situation when an error occurs, which leads to complex models and human errors. This paper offers a way to model exception handling by adding the concept of macroplace (MP) to the formalism while preserving the conformity and efficiency of the implementation on a programmable logic device (such as FPGAs), as well as the analyzability of the model.
Index Terms-Exception, field-programmable gate array (FPGA), implementation, macroplace (MP), Petri nets (PNs), validation.1551-3203 . She currently belongs to the EXPLORE team of the Robotics Department and collaborates with the INRIA DEMAR team. Her research interests include dependability for embedded systems, including fault tolerance for robotics control architecture, and formal modeling and validation for critical discrete event systems.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.