A CMOS phase-locked loop (PLL) which synthesizes frequencies between 6.336-8.976GHz in steps of 528MHz and settles in approximately 150ns using the 528MHz reference clock is presented. Frequency hopping between the bands in the each mode is critical point to design the PLL in the multi-band orthogonal frequency division multiplexing (OFDM) because the frequency switching between each band is less than 9.5ns. To achieve the fast loop settling, the integer-N PLL that operates with the high reference frequency to meet the settling requirement is implemented. Two PLLs that operate at the 9GHz and 528MHz are integrated and shows the band hopping lower than lns.Index Terms -Phase locked loops, CMOS analog integrated circuits, Voltage controlled oscillators.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.