Mapping Intellectual Property (IP) cores onto a Networkon-Chip (NoC) architecture is an important phase of NoC design and the performance and energy consumption of the chip are the major issues that affect the design. In this paper, we analyze the preexistent mapping algorithms and present a new efficient energy and bandwidth aware topological mapping of IPs onto regular tile-based NoC architecture. The proposed algorithm has been implemented and evaluated for randomly generated benchmarks as well as reallife applications like Video Object Plane Decoder (VOPD) and Telecom. The experimental results have also been compared with existing mapping algorithms for the same set of benchmarks which clearly demonstrate significant reduction in maximum allocated bandwidth and energy for future NoC architectures with large number of IP cores. Further, there is a significant reduction in execution time of the proposed algorithm as compared to the other techniques.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.