Flip chip on chip (FCoC) has emerged recently as a potential solution for system integration, because of its excellent electrical performance, due to the short connection path between two chips. This paper demonstrates the essential groundwork for establishing die stacking option, on wafer and substrate levels, based on a fine pitch, low profile, flip chip on chip package. The chips are interconnected by micro-bumps, with bump pitch of 100um and bump height of 30um. This paper reports the process feasibility of performing flip chip on chip bonding on wafer and substrate level. It was shown that it is feasible to assemble the FCoC demonstrator with both the assembly process flows. The results also demonstrated good solder joint reliability of up to 1500cycles, based on the JEDEC reliability test conditions.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.