POLICE [1] is a novel policy based management framework composed of a policy specification language and its deployment models for distribution of policies. In this paper we present distributed policy conflict detection model employed in POLICE policy framework. POLICE model is designed to handle application domain-specific conflicts [2] only, whereas the modality conflicts [2] are already eliminated. Since, the POLICE policy specification language does not include negative policy concept.
certain conditions. We present an FPGA implementation of the In many digital image/video processing applications resolution proposed algorithm. The resulting hardware design is tested for 1 a standards conversion application where 480 x 720 progressive enhancement naturally arises as a problem ofhigh practical value. amst are caledsto720ixe1280 progressive Typically, increasing spatial resolution through modifications in ond. the imaging system is not a feasible option, and post-processing Rans algorithms designed to enhance resolution of the acquired im-Rvanced scaling technques that can recover the missing or aliased age/video signal prove beneficial. In this work, we analyze re-high fre quenets. Singlerameresoluton enhanecent work on pixel classification based resolution enhancement, ment teques canest Singl highmfrequeny ncnamely, resolution synthesis, and discuss its applicability to low nents tocanimied tnt throughespatiallyhaaptiveqfilteringpa complexity customer grade display systems. In the light of our oeoresolution use of prior information. The main improvement offered by sinobservatsios, proin moutfcer schort-oimigof gle frame resolution enhancement is observed around edges and syrmntes anderperope mondifieds.W cementoimFPro itsmpr-textured areas. Compared to the results obtained by LSI scaling formance under certain conditions. We present an FPGA imfles uha iui neplto obndwt nhre plementation of the proposed algorithm, and provide a compu-filteri, such as 'teresotion synthesi arith tational complexity analysis. The resulting hardware design is f . s . t can offer much smoother, continuous edges with sharp) transitested for a standards conversion application where 480 x720 ca.fe uhsote,cotnosegswt hr tastestd fr astanard coverion pplcaton here480x 70 tons and remove the blurry look from textured areas. There are progressive frames are scaled to 720 x 1280 progressive at 60 ' at least two well-known single-frame resolution enhancement algorithms that utilize prior information in this format, namely, Index Terms-resolution enhancement, FPGA implemen-resolution synthesis proposed by Atkins et. al. [1] and exampletation, scaling, resolution synthesis, standards conversion. based super-resolution by Freeman et. al. [2]. Resolution synthesis (RS) is based on pixel classification and adaptive linear filtering, and is computationally less demanding compared to example-based super-resolution. Since, our goal is to design a For many digital image/video processing applications increas-low-complexity resolution enhancement method that can be iming the spatial resolution is not only desirable but also highly plemented in the next generation display systems, we focus on beneficial. At higher resolution, TV pictures look more natural the RS algorithm. and pleasing to the eye, security cameras can offer better iden-. The rest of the paper is organized as follows. Section 2 protification, and satellite imagery can be interpreted with higher vides a brief overview of the RS algorithm, discusses its appliaccuracy. As s...
The AdEPar (Advanced Educational Parallel) integrated simulation and implementation environment for Digital Signal Processing (DSP) has been designed and implemented to serve as a test-bed for various scheduling, simulation, and code generation problems as well as a real-time implementation tool for DSP algorithms that could be mapped onto the proposed parallel pipelined architecture. The integrated environment fully exploits all types of concurrency present in DSP algorithms and addresses practical issues such as processor and memory constraints, architectural features of DSP processors in the target architectures, debugging of parallel programs, and development of high-level programming environments. The AdEPar software DSP environment is based on object-oriented programming techniques. Because DSP computation objects and graphics objects of AdEPar are separated from each other carefully, the software system portability is guaranteed. This programming approach saves time and effort to develop an environment based on a graphical user interface.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.
customersupport@researchsolutions.com
10624 S. Eastern Ave., Ste. A-614
Henderson, NV 89052, USA
Copyright © 2024 scite LLC. All rights reserved.
Made with 💙 for researchers
Part of the Research Solutions Family.