ΣΔ Fractional-N PLL Synthesizer

Abstract

This chapter focuses on the analysis of CA fractional-N PLL synthesizers. The mapping of the CA quantization noise to the PLL phase noise is the main issue addressed in this chapter. A comparative study of the digital CA modulator (SDM) provides design guidelines of this block. A CA PLL example is given to show the design procedure.