2008 20th International Symposium on Power Semiconductor Devices and IC's 2008
DOI: 10.1109/ispsd.2008.4538903
|View full text |Cite
|
Sign up to set email alerts
|

μ-Raman Validated Stress-Enhanced Mobility in XtreMOS Transistors

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
4
0

Year Published

2020
2020
2021
2021

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(4 citation statements)
references
References 9 publications
0
4
0
Order By: Relevance
“…The narrow mesa structure increases the maximum mechanical stress σ xmax in the drift region. In the previous work, 17) it was estimated that the threshold silicon stress to cause a lot of crystal defects by cracking is about 500 MPa. Therefore, it can be expected that the device will be cracked at the t ox of 0.6 μm and the W of 0.4 μm and the other design points can be employed without the device destruction risk.…”
Section: Simulation Results and Discussionmentioning
confidence: 99%
See 1 more Smart Citation
“…The narrow mesa structure increases the maximum mechanical stress σ xmax in the drift region. In the previous work, 17) it was estimated that the threshold silicon stress to cause a lot of crystal defects by cracking is about 500 MPa. Therefore, it can be expected that the device will be cracked at the t ox of 0.6 μm and the W of 0.4 μm and the other design points can be employed without the device destruction risk.…”
Section: Simulation Results and Discussionmentioning
confidence: 99%
“…[2][3][4][5][6][7][8][9][10][11][12][13][14][15] In addition, mobility enhancement by mechanical stress has been demonstrated to reduce the on-resistance in the FP power MOSFET. [16][17][18][19] Although the design for R on A reduction has been studied, 20) it is not clear whether the same design direction improves the FOM including the switching characteristics and the design parameter optimization has a potential for further FOM improvement. Q sw is mainly for the gate-drain capacitance C gd charging and proportional to the switching loss.…”
Section: Introductionmentioning
confidence: 99%
“…The stress induced electron mobility enhancement was taken into account for the RonA simulation. In the previous work [10], it was estimated that the threshold silicon stress to cause a lot of crystal defects by cracking is about 500 MPa. Three devices were designed with the maximum mechanical stress within the threshold silicon stress in this work.…”
Section: Device Structure and Optimization Stepsmentioning
confidence: 99%
“…Recently, Field-Plate (FP) structure has been employed for the FOMs reduction of low-voltage power MOSFETs. The FP structure is effective to reduce the RonA by the increase of drift layer doping concentration due to charge compensate concept and stress induced electron mobility enhancement [2]- [10]. In addition, the RonQsw can be reduced by small Cgd due to the shield effect of FP electrode.…”
Section: Introductionmentioning
confidence: 99%