2000
DOI: 10.1108/09540910010331329
|View full text |Cite
|
Sign up to set email alerts
|

Wettability test method for surface mount technology assessment

Abstract: A study was performed to develop a different experimental methodology to assess wettabilities of solders on various printed wiring board (PWB) finishes, based on a modified spreading test in which solder pastes were heated following temperature reflow profiles representative of those used in surface mount technology (SMT) instead of using a fixed rate temperature ramp. Three solder alloys (Sn63‐Pb37, Sn96.5‐Ag3.5, and CASTINTM: Sn96.2‐Ag2.5‐Cu0.8‐Sb0.5), two fluxes (rosin, mildly activated, RMA, and no‐clean, … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2004
2004
2019
2019

Publication Types

Select...
5
1

Relationship

0
6

Authors

Journals

citations
Cited by 7 publications
(1 citation statement)
references
References 10 publications
0
1
0
Order By: Relevance
“…Surface mount technology (SMT) involves the use of the stencil-printing process for ultra-large-scale integration (ULSI) technology in which a thin layer of solder paste, made by a fine mixture of solder powder with viscous acid flux, is deposited on copper (Cu) pads, followed by positioning of the components onto their designated places , . Although this technology can be applied successfully in the macro- and microscale regimes , it fails when either the lateral and/or horizontal device dimensions approach the nanometric scale.…”
Section: Introductionmentioning
confidence: 99%
“…Surface mount technology (SMT) involves the use of the stencil-printing process for ultra-large-scale integration (ULSI) technology in which a thin layer of solder paste, made by a fine mixture of solder powder with viscous acid flux, is deposited on copper (Cu) pads, followed by positioning of the components onto their designated places , . Although this technology can be applied successfully in the macro- and microscale regimes , it fails when either the lateral and/or horizontal device dimensions approach the nanometric scale.…”
Section: Introductionmentioning
confidence: 99%