2015 IEEE Applied Power Electronics Conference and Exposition (APEC) 2015
DOI: 10.1109/apec.2015.7104638
|View full text |Cite
|
Sign up to set email alerts
|

Voltage regulation and efficiency optimization in a 100 MHz series resonant DC-DC converter

Abstract: This paper describes a closed-loop regulated dual half-bridge series resonant de-de converter operated at up to 100 MHz switching frequency using GaN half-bridge stages with integrated gate drivers. A digital online efficiency optimization technique together with burst-mode control are developed and applied, to achieve output voltage regulation and efficiency improvements. An experimental prototype is designed and constructed to convert an input de voltage of 20 V to a 12 V output at 100 MHz switching frequenc… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
5
0

Year Published

2015
2015
2020
2020

Publication Types

Select...
4
4

Relationship

1
7

Authors

Journals

citations
Cited by 10 publications
(5 citation statements)
references
References 17 publications
0
5
0
Order By: Relevance
“…In the Gen I design, the integrated gate driver utilizes a DCFL inverter and a totem-pole E-mode transistor bridge. 39,40,42) As illustrated in Fig. 9(a), to turn on the power switch, the pull-up transistor E up is switched on to supply a charge current I source for the gate of the power switch.…”
Section: Development Of Gan Power Icsmentioning
confidence: 99%
See 1 more Smart Citation
“…In the Gen I design, the integrated gate driver utilizes a DCFL inverter and a totem-pole E-mode transistor bridge. 39,40,42) As illustrated in Fig. 9(a), to turn on the power switch, the pull-up transistor E up is switched on to supply a charge current I source for the gate of the power switch.…”
Section: Development Of Gan Power Icsmentioning
confidence: 99%
“…[27][28][29][30][31][32] Many efforts have also been made towards integrated GaN gate driving circuits and GaN power converters. [33][34][35][36][37][38][39][40] In recent years, the commercialization of p-GaN gate HEMT technology has drawn plenty of attention, and great efforts have been made towards the development of power ICs on such platforms. 41,42) This paper will discuss the development of GaN power integration technology based on a commercially available p-GaN gate HEMT platform, with a focus on critical technical issues.…”
Section: Introductionmentioning
confidence: 99%
“…These chips have been shown to perform with high efficiency when operating in the VHF range [9]- [12]. As stated above, the gain and compensation networks are implemented here as L-section matching networks (see Fig.…”
Section: Capacitive Wpt Architecturementioning
confidence: 99%
“…The typical structure of a coreless planar transformer is shown in Figure 1. The primary side coil and the secondary side coil of the PCB planar transformer are respectively printed on the upper and lower layers of the PCB board, and the coils are coaxial [12]. As shown in Figure 1, the main structural parameters of the PCB planar transformer include:…”
Section: Coreless Planar Transformermentioning
confidence: 99%