1999 IEEE MTT-S International Microwave Symposium Digest (Cat. No.99CH36282)
DOI: 10.1109/mwsym.1999.779829
|View full text |Cite
|
Sign up to set email alerts
|

Via hole technology for microstrip transmission lines and passive elements on high resistivity silicon

Abstract: A process is described for the realization of via holes for microstrip transmission lines and passive elements on high resistivity Silicon (p > 4000 Rcm, 100 mm diameter, 100 pm thickness). Via hole etching with vertical sidewalls is performed using an advanced silicon etch (ASE) process. The measured and simulated inductance of the gold metallized via hole is 22 pH. Measurements on a ring resonator -isolated by 550 nm thermal oxide from the substrate -yield a dielectric constant E, = 11.2 and a loss tangent t… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
9
0

Publication Types

Select...
4
3

Relationship

1
6

Authors

Journals

citations
Cited by 15 publications
(9 citation statements)
references
References 7 publications
0
9
0
Order By: Relevance
“…Substrates had a resistivity of [10][11][12][13][14][15][16][17][18][19][20] cm. In the following paragraphs, we give details about each of the key process steps in our technology.…”
Section: Fabrication Technologymentioning
confidence: 99%
See 2 more Smart Citations
“…Substrates had a resistivity of [10][11][12][13][14][15][16][17][18][19][20] cm. In the following paragraphs, we give details about each of the key process steps in our technology.…”
Section: Fabrication Technologymentioning
confidence: 99%
“…Previous DRIE-via technologies use a thin coating of metal to line the inside surface of the via [9], [10], whereas others fill the via with highly doped polysilicon to achieve a low-impedance interconnect [11]. These different via technologies have found applications in three-dimensional (3-D) chip stacks [5], as a substrate coil inductor [9], microstrip substrate interconnect [10], and in MEMS [7], [11].…”
mentioning
confidence: 99%
See 1 more Smart Citation
“…MST enables high Q resonators, lower attenuation, better RF packaging characteristics and well-known design and simulation software. Our recently developed MST technology uses 100 µm substrate thickness and circular via-holes with vertical sidewalls and a diameter of 80 µm [3]. Passive elements like resistors, MIM capacitors and spiral inductors have been realized, tested and mo deled [3].…”
Section: Microstrip 27 Ghz Vcomentioning
confidence: 99%
“…In this paper, results are shown on a low noise coplanar 24 GHz SiGe HBT LC oscillator, a coplanar 27 GHz SiGe HBT voltage controlled oscillator (VCO), and a low phase noise microstrip 27 GHz SiGe HBT VCO with a recently developed MST technology [3].…”
Section: Introductionmentioning
confidence: 99%