Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232)
DOI: 10.1109/dac.2001.935574
|View full text |Cite
|
Sign up to set email alerts
|

VHDL-based design and design methodology for reusable high performance direct digital frequency synthesizers

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
4
0

Publication Types

Select...
3
1
1

Relationship

1
4

Authors

Journals

citations
Cited by 6 publications
(4 citation statements)
references
References 0 publications
0
4
0
Order By: Relevance
“…While the CORDIC algorithm may result in arbitrary precision, although at the expense of pipeline latency and internal bit resolution overhead, the alternative of using standard Look-Up Table (LUT) solutions leads to a silicon area rapidly increasing with bit-resolution, although with only moderate or no latency, as was discussed in detail for the rotation mode in [4], [5], [6]. For the vectoring mode, requiring a two-dimensional input for x and y, the resulting more complex LUT approach quickly grows out of proportion.…”
Section: Hybrid-vectoring Schemementioning
confidence: 97%
See 3 more Smart Citations
“…While the CORDIC algorithm may result in arbitrary precision, although at the expense of pipeline latency and internal bit resolution overhead, the alternative of using standard Look-Up Table (LUT) solutions leads to a silicon area rapidly increasing with bit-resolution, although with only moderate or no latency, as was discussed in detail for the rotation mode in [4], [5], [6]. For the vectoring mode, requiring a two-dimensional input for x and y, the resulting more complex LUT approach quickly grows out of proportion.…”
Section: Hybrid-vectoring Schemementioning
confidence: 97%
“…Unfortunately, these functions are not directly synthesizable, even when used for only obtaining values for an integer range constant. A workaround solution for this, which also may be realized in a standard HDL simulation environment, is the possibility to generate a VHDL package, which includes all needed constants via an HDL simulation, by invoking the standard textio andor std-logic-textio package, and, very essentially, the math-real package from the IEEE library, [5]. This procedure was used as principle work flow for our designs.…”
Section: Xymentioning
confidence: 99%
See 2 more Smart Citations