2013 IEEE Photonics Conference 2013
DOI: 10.1109/ipcon.2013.6656354
|View full text |Cite
|
Sign up to set email alerts
|

Vertical optical power delivery and inter-chip interconnect concept based on surface-normal MQW modulators

Abstract: A Chip-level EAM/MQW-based optical interconnect concept with vertically-coupled efficient CW VCSELs and interchip links is analyzed, enabled by a lithographically-defined highdensity multi-mode waveguide fabric. Projected energy/bit, bandwidth density, and packaging tolerances enable scaling with foreseeable CMOS technology.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2013
2013
2013
2013

Publication Types

Select...
1

Relationship

1
0

Authors

Journals

citations
Cited by 1 publication
(2 citation statements)
references
References 4 publications
0
2
0
Order By: Relevance
“…3, providing chip-to-chip interconnections, as well as the means to couple optical power into the fabric from, e.g., arrays of high wall-plug efficiency CW VCSELs mounted above the hybrid chip [28]. To realize vertical out-of-plane coupling, a tapered facet coupler is fabricated directly from a waveguide, which reflects the CW light originally propagating in the waveguide onto the reflection-mode modulator or a reflector via total internal reflection.…”
Section: Integrated Optical Fabricsmentioning
confidence: 99%
See 1 more Smart Citation
“…3, providing chip-to-chip interconnections, as well as the means to couple optical power into the fabric from, e.g., arrays of high wall-plug efficiency CW VCSELs mounted above the hybrid chip [28]. To realize vertical out-of-plane coupling, a tapered facet coupler is fabricated directly from a waveguide, which reflects the CW light originally propagating in the waveguide onto the reflection-mode modulator or a reflector via total internal reflection.…”
Section: Integrated Optical Fabricsmentioning
confidence: 99%
“…Assuming 100 Tbps for chip I/O, ∼1cm 2 of the chip area is required for the areal I/O "pads" at a 100 μm device pitch, which corresponds to a ∼1 mm wide patch on the chip periphery-leaving the interior area allocated to the intra-chip global OIs and the integration of an efficient CW VCSEL array to provide power to the entire chip-scale interconnect fabric via the tapered waveguide couplers. With a few rows of chip I/O around the chip perimeter, a low-profile 3-D edge interface can be used for inter-chip communication [28]. The lithographically-defined optical couplers fabricated directly from polymer multi-mode waveguides to a large extent mitigate packaging alignment issues.…”
Section: Link Density Projectionmentioning
confidence: 99%