2019
DOI: 10.5104/jiep.22.301
|View full text |Cite
|
Sign up to set email alerts
|

Verification of the Simulation Result Concerning 16-Gbit/s Serial Signal Transmission by Using the Printed Circuit Board with FPGA

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 1 publication
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?