2015 IEEE 17th Electronics Packaging and Technology Conference (EPTC) 2015
DOI: 10.1109/eptc.2015.7412355
|View full text |Cite
|
Sign up to set email alerts
|

Validation of new approach of modelling traces by mapping mechanical properties for a printed circuit board mechanical analysis

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3

Citation Types

0
2
0

Year Published

2019
2019
2023
2023

Publication Types

Select...
6
1

Relationship

0
7

Authors

Journals

citations
Cited by 7 publications
(3 citation statements)
references
References 5 publications
0
2
0
Order By: Relevance
“…The third one, introduced by Gibson [ 30 ] and Lee et al [ 29 ], is a simulation-based approach that calculates the anisotropic equivalent material properties of blocks containing complex traces. To achieve higher accuracy, Yaddanapudi [ 31 ] divided the RDL into extremely small-size pixels and directly defined each pixel as either metal or dielectric; a high-fidelity structural response of RDL was achieved by consuming a large amount of solving resources. In general, existing work indicates that there is a trade-off between division sizes and the material equivalization method.…”
Section: Introductionmentioning
confidence: 99%
“…The third one, introduced by Gibson [ 30 ] and Lee et al [ 29 ], is a simulation-based approach that calculates the anisotropic equivalent material properties of blocks containing complex traces. To achieve higher accuracy, Yaddanapudi [ 31 ] divided the RDL into extremely small-size pixels and directly defined each pixel as either metal or dielectric; a high-fidelity structural response of RDL was achieved by consuming a large amount of solving resources. In general, existing work indicates that there is a trade-off between division sizes and the material equivalization method.…”
Section: Introductionmentioning
confidence: 99%
“…Though this investigation is reliable and comprehensive, it is quite complicated, tedious, and cost-ineffective to implement for real applications. Later, an efficient and robust approach based on the trace mapping and modeling (TMM) technique and the FEA-based effective method was introduced with great success to macroscopically model circuit laminates, such as IC substrates [7,25] or PCBs [26]. The TMM technique is responsible for mapping each of the metal circuit planes in a circuit laminate onto a prebuilt 3D regular and fine mesh.…”
Section: Introductionmentioning
confidence: 99%
“…The result is an anisotropic, spatially-varying, and temperature-dependent material that is cumbersome to characterize [3], [4], tedious to calculate analytically [5]- [7] and complex to model [8]. Several authors have demonstrated that FEA simulations with substrates modelled using trace mapping is the best method to model warpage accurately [9]- [13]. Trace mapping works by first importing the electrical artwork and then 'superimposing' it onto the elements of the metal layer in the FEA model.…”
Section: Introductionmentioning
confidence: 99%