Using seven-level cascade H-bridge inverter with HVDC system to improve power quality

Antar, Rakan Khalil; Saied, Basil M.; Khalil, Rafid Ahmed

doi:10.1109/nces.2012.6740457

Cited by 7 publications

(8 citation statements)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The ASCC is designed and controlled depending on a modified PWM (MPWM) algorithm. This type of a new active ISSN: 2302-9285  power filter designs to eliminate resonance problems caused in the AC power system, minimize THD, and accurate power factor as the same time depending on the MPWM algorithm [25].…”

Section: Active Static Compensation Circuitmentioning

confidence: 99%

“…In the MPWM algorithm, the reference compensated current (ic) is calculated as the difference between the load current signal (IL) and the desired reference AC current signal (id-ref). The id-ref is produced as the product of the both unity sinusoidal waveform of the main voltages (sin(wt)) and the fundamental component of the load current (IL1) [25].…”

Section: Active Static Compensation Circuitmentioning

confidence: 99%

“…According to the previous works, the contribution of this study is to design and built an active static compensation circuit (ASCC) to recover the power system quality. The ASCC is designed to damp resonance, minimize THD, and increase input power factor at the same time depending on advance control technique suggested by [25] after a modification to suit the aim of the present paper. Therefore, the ASCC shown in Figure 1 is regarded as resonance harmonics eliminator and power factor corrector for wide load type conditions.…”

Section: Introductionmentioning

confidence: 99%

See 2 more Smart Citations

Harmonics resonance elimination technique using active static compensation circuit

2021

Self Cite

View full text Add to dashboard Cite

The existence of nonlinear loads produces high distortion and low power factor in the power system that leads to get poor power quality. Resonance problem is occurred due to the power system inductances and the compensation capacitors which increases the harmonic distortion. Therefore, it is necessary to prevent the action of resonance even if conventional or modern methods are built to improve the power system quality. In this paper, active static compensation circuit is proposed and designed to have the features of improving power factor, reducing THD, and eliminating the harmonics resonance effect at the same time with different linear and nonlinear load conditions. These features have been performed based on a modified pulse width modulation technique to drive and control the proposed circuit. The originality designed point of this technique is to have ability to operate the active static compensation circuit as harmonics injector, power factor corrector and resonance eliminator at the same time. Simulation model results illustrate that the proposed circuit is effective for both steady-state and transient operations conditions. The THD of the supply voltage and current at firing angle (α=300) is reduced by 99% and 98.8% respectively. While the power factor is improved to stay around unity.

show abstract

Section: Active Static Compensation Circuitmentioning

confidence: 99%

Section: Active Static Compensation Circuitmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Harmonics resonance elimination technique using active static compensation circuit

2021

Self Cite

View full text Add to dashboard Cite

show abstract

“…Each inverter cell is set to produce three output voltage (+Vdc, 0, and −Vdc) [4]. Improving the MLI output voltage levels enhance system quality, reduce distortion, and make it is suitable for HV applications [5]. Multilevel inverter contains cascaded single-phase inverters with The challenging to get efficient DC-AC converter is to reduce number of power electronics switches.…”

Section: Introductionmentioning

confidence: 99%

Design and implementation of reduced number of switches for new multilevel inverter topology without zero-level state

Antar

Hussein

Abdullah

2022

IJPEDS

Self Cite

View full text Add to dashboard Cite

<p>Currently, multilevel inverter (MLI) has been chosen over conventional inverter because of less harmonic distortions and higher output voltage levels. In this paper, 15 level inverter with reduced number of power switching devices is designed. Different output voltage levels can be obtained including zero level or with none zero level (NoneZero level). Single phase MLI inverter with 7 switches is built, simulated, and implemented practically. The system depending on modified absolute sinusoidal pulse width modulation (MASPWM) controller strategy is adopted. Simulation results clarified that MLI with NoneZero level provides output voltage with total harmonic distortion (THD) percent less than with zero level. The THD of the 15 level output voltage with zero level is 3.39%, while with NoneZero level is 3%, respectively. The system is tested at different output levels. The THD values at different output voltage levels is reduced by 12% depending on NoneZero level state. Depending on what has been achieved, the system has been implemented practically with NoneZero<br />level and the THD value was 3.1%. These results prove the success of the suggested MLI circuit and MASPWM controller to obtain the required voltage level and THD.</p>

show abstract

“…Multilevel inverter can achieve the fundamental and high switching frequency based on PWM [4]. Increasing the multilevel inverter output voltage levels improve power quality of the output AC voltage and reduce THD [5], [6]. Different DC voltage values with lower power switch devices used past years to obtain high output voltage levels.…”

Section: Introductionmentioning

confidence: 99%

Design of new structure of multilevel inverter based on modified absolute sinusoidal PWM technique

Saleh

Antar

Al-Badrani³

2021

IJPEDS

Self Cite

View full text Add to dashboard Cite

The advantage of multilevel inverters is to produce high output voltage values with distortion as minimum as possible. To reduce total harmonic distortion (THD) and get an output voltage with different step levels using less power electronics switching devices, 15-level inverter is designed in this paper. Single-phase 11-switches with zero-level (ZL) and none-zero-level (NZL) inverter based on modified absolute sinusoidal pulse width modulation (MASPWM) technique is designed, modelled and built by MATLAB/Simulink. Simulation results explained that, multilevel inverter with NZL gives distortion percent less than that with ZL voltage. The THD of the inverter output voltage and current of ZL are 4% and 1%, while with NZL is 3.6% and 0.84%, respectively. These results explain the effectiveness of the suggested power circuit and MASPWM controller to get the required voltage with low THD.

show abstract

Using seven-level cascade H-bridge inverter with HVDC system to improve power quality

Cited by 7 publications

References 7 publications

Harmonics resonance elimination technique using active static compensation circuit

Harmonics resonance elimination technique using active static compensation circuit

Design and implementation of reduced number of switches for new multilevel inverter topology without zero-level state

Design of new structure of multilevel inverter based on modified absolute sinusoidal PWM technique

Contact Info

Product

Resources

About