2020
DOI: 10.1109/tcad.2019.2897706
|View full text |Cite
|
Sign up to set email alerts
|

Using Error Modes Aware LDPC to Improve Decoding Performance of 3-D TLC NAND Flash

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
4
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 28 publications
(4 citation statements)
references
References 34 publications
0
4
0
Order By: Relevance
“…For example, the lifetime is determined by the worst-case RBER. Among the three pages of 3D TLC NAND, CSB page is treated as the page that has the highest RBER [32,33]. However, based on our study, the MSB page has the highest RBER in some normal usage at room temperature.…”
Section: Discussionmentioning
confidence: 76%
See 3 more Smart Citations
“…For example, the lifetime is determined by the worst-case RBER. Among the three pages of 3D TLC NAND, CSB page is treated as the page that has the highest RBER [32,33]. However, based on our study, the MSB page has the highest RBER in some normal usage at room temperature.…”
Section: Discussionmentioning
confidence: 76%
“…At the same time, the reliability of SSDs and their data endurance over the years are always of great concern [6,21,23,24]. The raw bit error rate (RBER) of SSDs' 3D NAND flash-memory chips is dominated by retention errors [4,5,32], which are caused by the charge leakage of flash cells over retention time. The understanding of the RBER and retention loss has huge impacts on not only the lifetime, but also on the access performance of a flash-memory chip.…”
Section: Introductionmentioning
confidence: 99%
See 2 more Smart Citations