High-Level Synthesis
DOI: 10.1007/978-1-4020-8588-8_10
|View full text |Cite
|
Sign up to set email alerts
|

User Guided High Level Synthesis

Abstract: The User Guided Synthesis approach targets the generation of coprocessor under timing and resource constraints. Unlike other approaches that discover the architecture through a specific interpretation of the source code, this approach requires that the user guides the synthesis by specifying a draft of its data-path architecture. By providing this information, the user can get nearly the expected design in one shot instead of obtaining an acceptable design after an iterative process. Of course, providing a dat… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Publication Types

Select...
3
3

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(2 citation statements)
references
References 28 publications
0
2
0
Order By: Relevance
“…Most commonly used synthesis tools in the market include GAUT: Génération Automatic d'Unité de Traitement (Philippe, 2010), Ugh: User Guided High Level Synthesis (Augé, Pétrot, 2008), Synphony, AutoPilot, FalconML, PowerOpt, PICO ExpressExtrem, High2, and RapidPath. These tools are fairly complicated and require extra time for students to learn and utilize them in digital system design and optimization courses.…”
Section: Related Workmentioning
confidence: 99%
“…Most commonly used synthesis tools in the market include GAUT: Génération Automatic d'Unité de Traitement (Philippe, 2010), Ugh: User Guided High Level Synthesis (Augé, Pétrot, 2008), Synphony, AutoPilot, FalconML, PowerOpt, PICO ExpressExtrem, High2, and RapidPath. These tools are fairly complicated and require extra time for students to learn and utilize them in digital system design and optimization courses.…”
Section: Related Workmentioning
confidence: 99%
“…At this third step, groups of tasks to migrate in hard must be identified for suitable HW/SW partitions among the processes of the parallel specification. The last step is the synthesis which consists in an automated synthesis of the hardware mapped processes using the UGH tool [15], and the temporal validation of the final implementation.…”
Section: Disydent Design Flowmentioning
confidence: 99%