2015 IEEE 8th International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applicati 2015
DOI: 10.1109/idaacs.2015.7341387
|View full text |Cite
|
Sign up to set email alerts
|

USB FIFO interface for FPGA based DAQ applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2020
2020
2023
2023

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 5 publications
0
1
0
Order By: Relevance
“…The FT232H was configured the synchronous FT245 FIFO mode and store the information in the chip. The test data (0x10101010) was read from the read FIFO of the FT232H to the dual-port RAM, and then reads the test data from the RAM to the write FIFO to achieve USB bidirectional communication [14]. The upper computer monitored the test process and recorded results.…”
Section: Test Hardware Systemmentioning
confidence: 99%
“…The FT232H was configured the synchronous FT245 FIFO mode and store the information in the chip. The test data (0x10101010) was read from the read FIFO of the FT232H to the dual-port RAM, and then reads the test data from the RAM to the write FIFO to achieve USB bidirectional communication [14]. The upper computer monitored the test process and recorded results.…”
Section: Test Hardware Systemmentioning
confidence: 99%