2022
DOI: 10.1103/physrevlett.129.180503
|View full text |Cite
|
Sign up to set email alerts
|

Universal Parity Quantum Computing

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
13
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
5
1
1

Relationship

0
7

Authors

Journals

citations
Cited by 14 publications
(13 citation statements)
references
References 53 publications
0
13
0
Order By: Relevance
“…. , K) for the case of K = 7 [36][37][38]. Without this row, the layout of the physical spins is reduced to the original LHZ layout that is fully consistent with the Hamiltonian H phys (z) [5].…”
Section: Parity Encodingmentioning
confidence: 99%
See 2 more Smart Citations
“…. , K) for the case of K = 7 [36][37][38]. Without this row, the layout of the physical spins is reduced to the original LHZ layout that is fully consistent with the Hamiltonian H phys (z) [5].…”
Section: Parity Encodingmentioning
confidence: 99%
“…Let us examine how the PE spin network is described in the quantum-mechanical context. We introduce the concept of logical lines Q i , or constraint-preserving driver lines [37], which define the subsets of the physical operators that preserve the space of the code state and have one-to-one correspondence with the Pauli operators on the logical spins [36][37][38][39][40][41]. Consider the Pauli-z operators ẑij that are associated with the physical spins in the PE spin network.…”
Section: Parity Encodingmentioning
confidence: 99%
See 1 more Smart Citation
“…In the previous section we studied the performance of parity QAOA using different amounts M of random spanning trees. Now we fix the decoding to a special set of spanning trees in the parity architecture: the logical lines [35,37], denoted by…”
Section: Logical Linesmentioning
confidence: 99%
“…The parity architecture was initially designed to tackle the issue of limited connectivity in quantum annealing hardware. However, when combined with digital hardware, the parity architecture provides the benefit of full parallelization of quantum gates [34], and universal quantum computing [35]. In addition, Ref.…”
Section: Introductionmentioning
confidence: 99%