11th International Symposium on High-Performance Computer Architecture
DOI: 10.1109/hpca.2005.41
|View full text |Cite
|
Sign up to set email alerts
|

Unbounded Transactional Memory

Abstract: Hardware transactional memory should support unbounded transactions: transactions of arbitrary size and duration. We describe a hardware implementation of unbounded transactional memory, called UTM, which exploits the common case for performance without sacrificing correctness on transactions whose footprint can be nearly as large as virtual memory. We performed a cycleaccurate simulation of a simplified architecture, called LTM. LTM is based on UTM but is easier to implement, because it does not change the me… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
232
0

Publication Types

Select...
4
4
1

Relationship

0
9

Authors

Journals

citations
Cited by 324 publications
(260 citation statements)
references
References 20 publications
0
232
0
Order By: Relevance
“…The TCC system is also built upon a broadcast network that allows transactions to snoop commit traffic to maintain coherence and detect possible dependence violations (conflicts). Later on, several proposals such as UTM [1] or VTM [9] focus on hardware schemes that provide virtualization of transactions, i.e., support for transactions of unlimited duration, size and nesting depth. Both UTM and VTM monitor the coherence traffic for the transaction's cache lines to determine if another processor is performing a conflicting operation.…”
Section: Motivation and Related Workmentioning
confidence: 99%
“…The TCC system is also built upon a broadcast network that allows transactions to snoop commit traffic to maintain coherence and detect possible dependence violations (conflicts). Later on, several proposals such as UTM [1] or VTM [9] focus on hardware schemes that provide virtualization of transactions, i.e., support for transactions of unlimited duration, size and nesting depth. Both UTM and VTM monitor the coherence traffic for the transaction's cache lines to determine if another processor is performing a conflicting operation.…”
Section: Motivation and Related Workmentioning
confidence: 99%
“…Several proposals [1,7,12,20] seek to leverage cache coherence protocols to achieve lightweight hardware transactions. However, these hardware TMs generally fix the conflict detection policy at design time, with eager read-write conflict detection more common than lazy [20].…”
Section: Related Workmentioning
confidence: 99%
“…Example 1 Unbounded Transactional Memory (UTM), proposed in [2], is a hardware transactional memory (HTM) that eagerly updates the main memory with new values while maintaining copies of old values in a transaction log. The description of UTM is outlined in Section 1.…”
Section: Transactional Memoriesmentioning
confidence: 99%
“…We study whether this is also the case for transactional memories, where we focus on different approaches to transactional memory implementation. Specifically, we consider Transactional Memory Coherence and Consistency (TCC) [9], Unbounded Transactional Memory (UTM) [2], and a general scheme for conflict detection and arbitration [17]. Some of these implementations turn out to be secure with respect to the policy associated to arbitrary access control tables, others turn out to be insecure even for the very simple information flow policy involving two agents H and L with information flow from H to L prohibited.…”
Section: Introductionmentioning
confidence: 99%