4th IEEE International Workshop on System-on-Chip for Real-Time Applications
DOI: 10.1109/iwsoc.2004.1319866
|View full text |Cite
|
Sign up to set email alerts
|

Ultra low noise signed digit arithmetic using cellular neural networks

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 13 publications
0
1
0
Order By: Relevance
“…In digital logic, by contrast, the output of logic gates switches rapidly from rail to rail. The idea of using analog circuitry for reducing system and cross talk noise is not new, and there have been other attempts to implement digital arithmetic with analog circuity 16,17 .…”
Section: System and Cross Talk Noisementioning
confidence: 99%
“…In digital logic, by contrast, the output of logic gates switches rapidly from rail to rail. The idea of using analog circuitry for reducing system and cross talk noise is not new, and there have been other attempts to implement digital arithmetic with analog circuity 16,17 .…”
Section: System and Cross Talk Noisementioning
confidence: 99%