2021
DOI: 10.1021/acsaelm.1c01050
|View full text |Cite
|
Sign up to set email alerts
|

Two-Step Process using MOCVD and Thermal Oxidation to Obtain Pure-Phase Cu2O Thin Films Transistors

Abstract: Unlike most metal oxides, copper oxides (Cu2O and CuO) show p-type conductivity, which is required for many electronic applications. Cu2O has been reported to have relatively high hole mobility (256 cm2 V–1 s–1). Unfortunately, the thin-film deposition of pure Cu2O is not trivial. Pure-phase Cu2O is formed in a narrow pressure–temperature window, only under precise oxygen potential. To obtain pure-phase Cu2O, we have deposited Cu using chemical vapor deposition (CVD) and performed postdeposition oxidation with… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
7
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
6

Relationship

2
4

Authors

Journals

citations
Cited by 8 publications
(7 citation statements)
references
References 49 publications
0
7
0
Order By: Relevance
“…Interface traps can also capture holes, leading to a lower current and a lower implied mobility. The interface trap density ( D it ) at the semiconductor–dielectric interface can be estimated from the sub-threshold slope (SS) using eqn (3): 5,34 The extracted trap density is 2.6 × 10 12 , 6.7 × 10 12 , 2.4 × 10 13 , and 6.0 × 10 13 cm −2 eV −1 for Device 1, Device 2, Device 3, and Device 4, respectively. Overall, SiO 2 with the lowest defect state, the lowest surface energy, and the largest grain size has the lowest interface scattering.…”
Section: Resultsmentioning
confidence: 99%
See 2 more Smart Citations
“…Interface traps can also capture holes, leading to a lower current and a lower implied mobility. The interface trap density ( D it ) at the semiconductor–dielectric interface can be estimated from the sub-threshold slope (SS) using eqn (3): 5,34 The extracted trap density is 2.6 × 10 12 , 6.7 × 10 12 , 2.4 × 10 13 , and 6.0 × 10 13 cm −2 eV −1 for Device 1, Device 2, Device 3, and Device 4, respectively. Overall, SiO 2 with the lowest defect state, the lowest surface energy, and the largest grain size has the lowest interface scattering.…”
Section: Resultsmentioning
confidence: 99%
“…Interface traps can also capture holes, leading to a lower current and a lower implied mobility. The interface trap density (D it ) at the semiconductor-dielectric interface can be estimated from the sub-threshold slope (SS) using eqn (3): 5,34…”
Section: Tft Characteristicsmentioning
confidence: 99%
See 1 more Smart Citation
“…The absorption edge was located at approximately 600 nm, corresponding to a band gap energy of 2.0 eV; this finding is in agreement with those of other methods, including electrochemical deposition, reactive sputtering, and thermal oxidation. 5,14,34,35 No significant difference in absorption at different Cu(CH 3 COO) 2 concentrations was observed at wavelengths of <600 nm. Figure 2b presents the Raman spectra of Cu 2 O at an excitation wavelength of 532 nm (2.1 mW μm −2 ), to which the vibrational modes of Cu 2 O were denoted.…”
Section: ■ Introductionmentioning
confidence: 99%
“…The spectral response had an onset wavelength of 600 nm corresponding to the band gap energy of 2 eV. The spectral response was enhanced when the deposition time was increased from 5 to 35 S4). A higher cathodic current indicated a higher growth rate of Cu 2 O.…”
Section: ■ Introductionmentioning
confidence: 99%