2018 IEEE 10th International Symposium on Turbo Codes &Amp; Iterative Information Processing (ISTC) 2018
DOI: 10.1109/istc.2018.8625310
|View full text |Cite
|
Sign up to set email alerts
|

Transport Triggered Polar Decoders

Abstract: In this paper, the first transport triggered architecture (TTA) customized for the decoding of polar codes is proposed. A first version of this programmable processor is optimized for the successive cancellation (SC) decoding of polar codes while a second architecture is further specialized to also support Soft CANcellation (SCAN) decoding. Both architectures were fully validated on FPGA device by prototyping. The first architecture was also synthesized in 28nm ASIC technology. It runs at a frequency of 800 MH… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2021
2021
2023
2023

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 25 publications
(25 reference statements)
0
2
0
Order By: Relevance
“…Aside from that, there are some reports of TTAs being used for softwaredefined radio (SDR) implementation of mobile communication standards [12]- [14]. The TTA described in [13], which is optimized for decoding of polar codes, is reported to outperform state-of-the-art ASIP implementations fivefold in throughput while consuming an order of magnitude less energy. Compared to an x86 processor, the throughput is increased by 37 % and the energy consumption is two orders of magnitude lower.…”
Section: Related Workmentioning
confidence: 99%
“…Aside from that, there are some reports of TTAs being used for softwaredefined radio (SDR) implementation of mobile communication standards [12]- [14]. The TTA described in [13], which is optimized for decoding of polar codes, is reported to outperform state-of-the-art ASIP implementations fivefold in throughput while consuming an order of magnitude less energy. Compared to an x86 processor, the throughput is increased by 37 % and the energy consumption is two orders of magnitude lower.…”
Section: Related Workmentioning
confidence: 99%
“…However, their benefits are limited as they are designed considering a worst-case design scenario: they are generally larger and consume more energy. Specific and costly development tools and methodologies [24] also have to be integrated as part of designs trade-offs. To design systems tailored to IoT constraints i.e.…”
Section: Related Workmentioning
confidence: 99%