Transients, FFT analysis and Physical design of multi stage Ring Oscillators using 0.3µm CMOS technology

Gupta, Preety; Choudhary, Sanket; Johari, Ayoush

doi:10.1109/icacat.2018.8933668

Cited by 1 publication

(2 citation statements)

References 5 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In CMOS oscillator structures, ring oscillators typically occupy less on‐chip layout area. They have become an indispensable and important module for providing carrier and clock signals in communication systems, with the advantages of high integration, simple structure, and low power consumption 4 …”

Section: Introductionmentioning

confidence: 99%

“…They have become an indispensable and important module for providing carrier and clock signals in communication systems, with the advantages of high integration, simple structure, and low power consumption. 4 A ring oscillator consists of inverters connected end to end. The oscillator output frequency is mainly determined by the propagation delay of the inverter.…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Design of ring oscillator with temperature compensation effect

Zhang

2022

Int J RF Mic Comp-Aid Eng

View full text Add to dashboard Cite

In this article, a ring oscillator with Temperature Compensation Effect is proposed in 0.18 μm CMOS. The ring oscillator is composed of 31 stages of inverters in series. The change in ambient temperature will cause the oscillator frequency to deviate. Therefore, this research uses a voltage circuit with a positive temperature coefficient as the power supply for the oscillator circuit, so that the ring oscillator can output stable oscillation center frequency regardless of ambient temperature. The ring oscillator has been verified by simulation and experimental testing. The ambient temperature is within the range of −40°C to 80°C. The output frequency of the ring oscillator is stable at 33 kHz ± 0.50 kHz. The frequency error is within 1.6%. Temperature stability was 120 ppm/°C. At 1 MHz off the carrier, the phase noise is as low as −151.2 dBc/Hz and the total power dissipation is 210 μW. Compared with the previous scheme, the chip area and power consumption are lower. This circuit module can provide a clock signal for the timer when the UWB chip sleeps.

show abstract

Section: Introductionmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%