Proceedings. 31st Annual International Symposium on Computer Architecture, 2004.
DOI: 10.1109/isca.2004.1310767
|View full text |Cite
|
Sign up to set email alerts
|

Transactional memory coherence and consistency

Abstract: In this paper, we propose a new shared memory model: Transactional memory Coherence and Consistency (TCC). TCC provides a model in which atomic transactions are always the basic unit of parallel work, communication, memory coherence, and memory reference consistency. TCC greatly simplifies parallel software by eliminating the need for synchronization using conventional locks and semaphores, along with their complexities. TCC hardware must combine all writes from each transaction region in a program into a sing… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
390
0

Publication Types

Select...
5
2
1

Relationship

0
8

Authors

Journals

citations
Cited by 339 publications
(424 citation statements)
references
References 37 publications
0
390
0
Order By: Relevance
“…Thus, upon detecting mispeculation, most TLS schemes abort the task that caused the violation and all later speculative tasks [25,28,61,66,68]. TCC [29] and Bulk [11] are the exception: they do not forward data and only abort later readers when the earlier writer commits.…”
Section: Background On Hw Support For Speculative Parallelismmentioning
confidence: 99%
See 2 more Smart Citations
“…Thus, upon detecting mispeculation, most TLS schemes abort the task that caused the violation and all later speculative tasks [25,28,61,66,68]. TCC [29] and Bulk [11] are the exception: they do not forward data and only abort later readers when the earlier writer commits.…”
Section: Background On Hw Support For Speculative Parallelismmentioning
confidence: 99%
“…By contrast, most TLS systems use lazy versioning (buffering speculative data in caches) or more expensive multiversioning [11,25,28,29,56,60,61,66,68,69] to limit the cost of aborts. Some early TLS schemes are eager [25,80], and they still suffer from the limitations discussed in Sec.…”
Section: Speculative Execution and Versioningmentioning
confidence: 99%
See 1 more Smart Citation
“…Several proposals [1,7,12,20] seek to leverage cache coherence protocols to achieve lightweight hardware transactions. However, these hardware TMs generally fix the conflict detection policy at design time, with eager read-write conflict detection more common than lazy [20].…”
Section: Related Workmentioning
confidence: 99%
“…We study whether this is also the case for transactional memories, where we focus on different approaches to transactional memory implementation. Specifically, we consider Transactional Memory Coherence and Consistency (TCC) [9], Unbounded Transactional Memory (UTM) [2], and a general scheme for conflict detection and arbitration [17]. Some of these implementations turn out to be secure with respect to the policy associated to arbitrary access control tables, others turn out to be insecure even for the very simple information flow policy involving two agents H and L with information flow from H to L prohibited.…”
Section: Introductionmentioning
confidence: 99%