Traffic-aware power-gating scheme for Network-on-Chip routers

Nasirian, Nasim; Soosahabi, Reza; Bayoumi, Magdy

doi:10.1109/dcas.2016.7791134

Cited by 5 publications

(1 citation statement)

References 11 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In is a compact, a probabilistic examination have been a coordinated to evaluate the PG capability coating theory setting as well as a control unit has been a proposed to manage a the rest signal affirmation to help sections subject to the assessment results. A reenactment results show a ordinary improvement of a static power saving of a about 40% stood out from unsuspecting 20% and 50 % in regards to a related works where it can overhaul the typical dormancy by about 20% a without tremendous impact on overall a throughput [13].…”

Section: Indian Journal Of Data Communication and Networking (Ijdcn)mentioning

confidence: 98%

Design and Implementation of a Efficient Router using X Y Algorithm

Geethanjali¹,

Rekha²

2021

IJDCN

View full text Add to dashboard Cite

The engineering for on chip network configuration utilizing dynamic reconfiguration is an answer for Communication Interfaces, Chip cost ,Quality of Service, ensure adaptability of the organization. The proposed engineering powerfully arrange itself concerning Hardware Modules like switches, Switch based packet , information to a packet size with changing the correspondence situation and its prerequisites on run time. The NOC Architecture assumes urgent part while planning correspondence frameworks intended for SOC. The NOC engineering be better over traditional transport, mutual transport plan , cross bar interconnection design intended for on chip organizations. In a greater part of the NO C engineering contains lattice, torus or different geographies to plan solid switch. In any case, the greater part of the plans are neglects to advance a Quality of Service, blocking issues, cost, Chip as well as mostly plan throughput, region transparency with inactivity. Proposed plan we are planning a reconfigurable switch for network on chip plan that improve the correspondence performance. The proposed configuration dodges the restrictions of transport based interconnection plans which are frequently applied in part progressively reconfigurable FPGA plans. . With the assistance of this switch plan we can accomplish low inactivity and high information throughput.

show abstract

Section: Indian Journal Of Data Communication and Networking (Ijdcn)mentioning

confidence: 98%