2017 14th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE) 2017
DOI: 10.1109/iceee.2017.8108842
|View full text |Cite
|
Sign up to set email alerts
|

Time-multiplexing cellular neural network in FPGA for image processing

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2019
2019
2021
2021

Publication Types

Select...
2
1
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 7 publications
0
1
0
Order By: Relevance
“…The processing and visualization of digital images using complex computer algorithms makes it imperative to use FPGA's [1,2], the performance of this type of devices is crucial for the correct functioning of the different human machine interfaces [3], where information processing is required with high speed of refreshment, quality and use of complex algorithms with low delay [4], which causes them to be used in high speed image management applications. In visualization systems that require complex calculations [5], with changes of view of the image to be displayed [6], writes must be made in the internal memory of the device without losing processing speed [7,8], together with the possibility of having a block of information of variable size so that the implementation is viable [9], characteristics that only has a reconfigurable system type FPGA [10].…”
Section: Introductionmentioning
confidence: 99%
“…The processing and visualization of digital images using complex computer algorithms makes it imperative to use FPGA's [1,2], the performance of this type of devices is crucial for the correct functioning of the different human machine interfaces [3], where information processing is required with high speed of refreshment, quality and use of complex algorithms with low delay [4], which causes them to be used in high speed image management applications. In visualization systems that require complex calculations [5], with changes of view of the image to be displayed [6], writes must be made in the internal memory of the device without losing processing speed [7,8], together with the possibility of having a block of information of variable size so that the implementation is viable [9], characteristics that only has a reconfigurable system type FPGA [10].…”
Section: Introductionmentioning
confidence: 99%